Chiplet Technology Crtical to Extending Moore’s Law

·3 min read

Challenges and Solutions Revealed at TSMC’s OIP Ecosystem Forum

Graphic 1 of 1

Key to bring the future of Chiplet and advanced packaging to reality is Alchip’s flexible business model that allows company to engage at one one of three points in the design chain.  Such flexibility maximizes both internal engineering expertise and ASIC design compatability.
Key to bring the future of Chiplet and advanced packaging to reality is Alchip’s flexible business model that allows company to engage at one one of three points in the design chain. Such flexibility maximizes both internal engineering expertise and ASIC design compatability.
Key to bring the future of Chiplet and advanced packaging to reality is Alchip’s flexible business model that allows company to engage at one one of three points in the design chain. Such flexibility maximizes both internal engineering expertise and ASIC design compatability.

Milpitas, CA, Oct. 26, 2021 (GLOBE NEWSWIRE) -- Milpitas, CA. October 26, 2021 – James Huang, Vice President of R&D, Alchip Technologies sees a chiplet revolution as the cost-effective extender of Moore’s Law.

In a technical address at TSMC’s 2021 Open Innovation Platform, Mr. Huang stressed that chiplet’s and advanced packaging provides competitive cost structure versus monolith SoCs, while maintaining comparable performance and power consumption.

Huang cited two pieces of technology that will be critical chiplet/packaging developments: One is TSMC’s 3DFabric and CoWos® combined technologies. The other is Alchip’s APLink die-to-die I/0.

The APLink die-to-die (D2D) I/0 enables high speed data traffic between multiple chiplets. APLink 1.0 targets TSMC’s 12nm process, while APLink 2.0 targets that foundry’s 7nm process is. APLink 3.0 is currently undergoing test chip results evaltion, having achieved its target line rate. Line rates for APLink 1.0 and 2.0 are 1 gigabit per second and 4 gigabites per second respectively.

Stepping beyond the present, Huang gave attendees a peak of what’s to come. Detailing what he refered to as APLink 4.0, he revealed the 3nm-targeted D2D IP.

APLink 4.0’s interconnect topology will feature a Source-synchronous I/O bus running with standard core voltage. The IP is speced to run at 12Tbps per PHY macro, with speeds of up to 16Gbps per DQ line, but with only 5 nano-seconds of latency. Taken together, this will result in reliable system operations.

The APlink 4.0 IP will support both north/south and east/west orientations and a symmetric PHY alignment that will minimize D2D wire length.

(more)

Page 2 of 2

“But what makes this even more aligned with the needs of future technology innovation is a flexible business model that brings the futurere to reality,” Huang pointed out.

When implemented, Alchip’s customer engagement model will offer entry points at the product spec, SoC design and systems bring-up entry points.

For more information, go to www.alchip.com.

-30-

About Alchip

Alchip Technologies Ltd., headquartered in Taipei, Taiwan, is a leading global provider of silicon design and production services for system companies developing complex and high-volume ASICs and SoCs. The company was founded by semiconductor veterans from Silicon Valley and Japan in 2003 and provides faster time-to-market and cost-effective solutions for SoC design at mainstream and advanced, including 7nm processes. Customers include global leaders in AI, HPC/supercomputer, mobile phones, entertainment device, networking equipment and other electronic product categories. Alchip is listed on the Taiwan Stock Exchange (TWSE: 3661) and is a TSMC-certified Value Chain Aggregator.

###

Attachment

CONTACT: Chuck Byers Alchip Technologies +1-408-310-9244 chuck_byers@alchip.com


Our goal is to create a safe and engaging place for users to connect over interests and passions. In order to improve our community experience, we are temporarily suspending article commenting